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AbJlraCf-The COnctpl of I p~ud~F{haupljyDt Itsl for sequen-
ti,l circuil, is Introduced in a .... 11.)' similar Illlha\ .. -hieh is used 
rur combinational net,,'urks. Using partial sun all qcJa in the 
dllla How or a selluentl,1 circuit art' rfmOI'ed, such Ihall com-
pact combinational model clln be conSlrucled. Pseudot'XhIlLlS-
livf tf!\1 nquences for the original circuit are constructed from 
• pseodoexhauslh'e lest Sf t for Ihis mOdel. To make Ihis con-
cept feasible for a rbitrary circuits ~ technique for circuit seg-
mentalion Is presented wbich provides sPf!cial segmentation 
<:I' li s as well liS the cor~sponding algorithms ror the automalic 
placement or the cells. t:umple circuits shuw that the lire-
S('nted lesl slralegy requires IO'S addilional si licon aru, than a 
complete sun path. Thus the ff d yD~nlages of a partial scan palh 
af t combined .. 'llh the ... ell-kno ... n benefits of a pseudouhaus-
live IHI . such I.li high fault coy"tr~gt and simplified Ielil gener-
at ion. 
I. I NTRODUCT10,," 
I N (20J and 121) the pseudoexhaustive test was proposed in order to reduce the costs of test pattern generation 
and test application. For a primary output 0 of a combi-
national circuit, the cone C" is the subcircuit containing 
all predecessors of 0 (Fig. I ). A cone is tested by applying 
all possible patterns at ils primary inputs. The total num-
ber of all these patterns is smaller than an exhaustive test 
if the coneS are sufficiently small. 
An obvious advantage of this tesl strategy is the high 
fault coverage: within a cone all combinationally faulty 
functions are detected. Faulty sequential behavior in-
'duced by stuck-open faults can be-detected by applying 
the special pattern sequences described in [28J. Moreover 
the pseudoexhaustive test sets can be generated by special 
feedback shift registers [26), [31.12S). which may be used 
as a self-test technique or for an external low-cost test. A 
similar approach is possible for CMOS faults [28). 
In this paper, we extend the approach to sequential cir-
cuits. Using Roth ·s notation of time frames , a sequential 
circuit is transformed into a combinational representation 
122) . Its size increases linearly with respect to the circuit 
size if the data-How graph of the circuit does not contain 
any cycles 127) , [18] . Often the data-flow pan of the cir-
cuit is acyclic by itself; otherwise flip-fl ops must be in-
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eluded in a panial scan path 124J , II) , (2), [18}. To obtain 
a pseudoexhau5tive test. we generate a pseudoexhauslive 
test set for the combinalional representation and lransform 
these pauem sets into the respective sequences fo r the 
original sequential circuit. 
A pseudoexhaustive test of the combinational represen-
tation is nOI applicable if a primary output depends on a 
very large number of primary inputs. In the presented ap-
proach, this problem is solved by hardware segmentation, 
where additional segmentation cells are used to logically 
disconnect tenain circuit lines in the test mode. 
A uniform technique is presented integrating the panial 
scan design and the segmentation of a sequential network 
in a way similar to that proposed in (13) . Examples show 
that the additional silicon area needed fo r Ihe panial scan 
path and the segmentation cells together is less than the 
overhead for a complete scan path. As an additional ad-
vantage we have complete fault coverage without expen-
sive test pattern generation. 
After this introductory section, we sketch some basic 
graph-theory definitions and facls which are neces~ry in 
our approach to circuit modeling . In Section III we pre-
sent the cells necessary for Ihe design of pseudoexhaus-
lively testable circui ts. Besides the well-known LSSD 
latches, these are the segmentation cells already men-
tioned . In Section IV we discuss placement algorithms 
which make a pseudoexhaustive test feasible using a min-
imum number of these cells. 
In Section V we discuss pseudoexhaustlve test se-
quences. The sequences can be generated by linear feed-
back shin registers (LFSR's) in a way similar to Ihat pro-
posed for combinational nelworks IS] . Finally . we present 
some examples. 
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II . CIRC UIT MODELING AND RIlSTRICTIONS 
We assume that the sequential circuits are described at 
gate level, and that the following restrictions are fulfilled. 
• The circuits are purely synchronous. 
• Only D Hip. flops are used. 
• The D fl ip-Hops can be augmented according to the 
rules of either level-sensitive or edge-triggered scan 
design (LSSD, ETSD) . 
• In order 10 control a partial scan path for ETSD cir· 
cuits, the test signal, T, must block Ihe clock of the 
unscanncd Hip-flops. For LSSD, shift clocks and 
system clocks must be separated. 
Such a circuit is modeled by a directed gmph G: = (V, 
£) with vertices Vand edges £ C VI. V: = Vc U Vs U 
1 is a disjoint union of cOlllbillational vertices , V(", se· 
quential vertices. VS, and inputs, I. The outputS of the 
gates are represented by Vc: the outputs of the flip-Hops 
ure represented by Vs; and I contains both the primary and 
the pseudoprimary inputs. The pseudoprimary inputs cor· 
respond to Ihe flip-Rops within the scanpalh. An example 
circuit and its circuit gmph are shown in Figs. 2 and 3. 
respectively. 
The vertices of this circuit graph are partitioncd into the 
three sets: Vc = {6, 8, 9, 12, 13. 15 , 16 , (8), Vs = p , 
10, 11.14.17},and/= {l , 2,3 , 4,5}. 
In general. we have (v, w) E £ if node v is an input of 
a component. gate. or flip· flop with output node w. The 
primary outputs are a subset 0 C V. For the example 
circuil, we have 0 : = {14, 15 , IS}. 
In the following some basic graph-theory notions are 
summarized: the corresponding symbols are listed in the 
Appendix. For a vertex v E V the set of direct predeces-
sors is pd(v) : = {w E V I (w, v) E E} , and sd(v) : = {\"II 
E V I (v, w) E El is the set of direct successors. The set 
of predecessors is defined as p(v) : = {w E V I there is a 
path from w to v}. and s(v) : = {w E V I there is a patb 
from v 10 IV} is the set of successors. Finally a circuit 
graph G is called consistent if {v E V I pd(v) = 0 } ~ I 
holds. We deal only with consistent circuit graphs. 
Only the topology of the storage elements Vs deter-
mines the test length. It is described by the so-called S 
graph. 
Definition I: Let G:= (V, £) be a circuit g~h witb 
V:= Vc U Vs Uland O. Its S graph G S := (V ,£s) is 
defined by: 
a) ss W~ Vs U I, IS := land 
Os : = {v E VS I there is a path (oj from vto an OUtput 
o E 0 in G. and (oj n VS = {v}} U (0 n VS). 
b) £ s : = {(v . w) E VS X VS I there is a path (oj from 
tJtowinG, andwn Vs = {v,wll. 
Fig. 4 shows the S graph corresponding to the circuit 
graph of Fig. 3. 
The approach presented is valid for circuits where the 
S gr.lph does not contain any cycles. Every S graph can 
he made acyclic by integraling some of Ihe Hip-Hops into 
,------- " ==~~~WNDgtDJDJ.rJJJJ u 
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Fig. 2 . ham"le dn:uil . 
" 
fig . 3. Chuil gn ph. 
Fig. 4. S graph. 
an incomplete scan path. For instance, if in the example 
circuit flip-flop 17 were a scan path element. then the reo 
suiting circuit graph would be acyclic (Fig. 5). 
The pseudoexhaustive test of sequential circuits re-
quires the application of pattern sequences instead of sin-
gle patterns. Using Roth's notation of time fl"".Imes, copies 
of the combinational part of the circuit are generated, and 
the .number of time fl""dmeS corresponds to the length of 
the test sequences. We modifiy this approach such that at 
each time step we copy only the small part of the com· 
binational circuit that is actually needed for fault detec-
tion. In order to describe our solutions exactly , more 
graph·theory definitions are required: 
Definition 2: l et G : = (V, E) be an acyclic graph. The 
rank of G is defined by rank (G) : = max {L(w) I w is a 
path in G}, where L(w) denotes the length of a path w. 
Definition 3: Let G: = (V. £) be an S graph. The fu nc-
tion P: <P(V) ...... <P(V) , defined by peW) : :: U ", .. wpd(w), 
is called a backtT3ce function. 
The nodes of a subset W' C V have defined values at 
time step t if the nodes W,- I : "" peW') have defined val-
ues at time step I - I , and we can use this notation for 
stale backtracing. 
" 
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Fig. 5. Acyclic circuillllTlph. 
Observation 1: Let G : = (Y, E) be an acycl ic S graph 
with rank (G) = r. Then r (V) c I. 
Corollary: Every state is reachable within r steps i f it 
is reachable at all. 
Definition 4: leI G = (V. £) be a CIrcUli graph. let 
the corresponding S graph, d" = (V s, is), be acyclic 
with rank r. Funhennore let 
w'"= aS 
V'-= W'UOU {veVI3u€W' 3 W 
eO (v is member of a path (oj from II to w 
and w n v s ", {u})} 
and for O.s 1<" 
W':= p(W'H), 
V':= {ve V l 3 liE Wi 3 WE W,+l 
(v '* II is member of a path w from II to wand 
III n VS = {II. w})} U W'. 
The combinational representation of G is the graph G ; = 
(ii, E), where 
V:= U V'x{t}, 
Os,;;, 
E: = U {(x, I) , (Y,I» I (X,Y)E V' X V' n £) U 
Os'.$' 
U {((x, I), (y, 1+1» I x E V' A Y 0";, ,,, , 
e WH1 A(x,y)eE } 
and 
Vc:= U {(x, /) E V I.t"(o Vc U Vsl. 
0";,,,;, 
1:= {(-r, t) EVI-rE J}, o:==, 0 X {r}. 
It should be noted, that att Hip-Hops are mapped to com-
binational buffer.;. The combinational representation for 
the example circuit graph of Fig. 5 i~ shown in Fig, 6. 
This straightforward con~truction prov ides our basic theo-
rem. 
II.) 
J.' '0-1 
4.1 6, 1 
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I'ig. 6. Combin31ional "'p",,,,,ma!ion. 
TheQrem J: Let G := (V, £) be an acyclic circuit 
graph with rank r and let G: = (V. £) be ils combinational 
representation. A pattern sequence «b~ E {a, 'Iii E J ) 
1 0 :!i t :!i r) detects a fault of a node v e V exactly at 
time r if and only if in G the corresponding multiple fault 
of the nodes (v , t) , O.'S t :s; r , if defined , is detected by 
the pattern (It, 1 (i, I) e 7>. 
Theorem I justifies the follow ing definition . 
Definition 5: Let G : = (V, E) be an acyclic circuit 
graph with rank r and let G : = (V, £) be its combinational 
representation. A set B of pattern sequences of length r 
+ I is called a pseudoexhaustive test for G if the set Ii 
obtained by mapping each sequence {(It, e {O.I} 1 i e 
n 10 :!i t :!i r) onto a pattern (It, 1 (i, t) e l> provides a 
pseudoexhaustive test for G. 
If a cone C" of the combinational representation has I 
primary inputs. it is tested exhaustively by 2 ' patterns. 
Each pattern is mapped to a sequence of the maximal 
length r in the original cireuil. Thus the length of the 
pselldoexhallstive test sequence is bounded by r . 2'. In 
Section V we discuss some funher compactions. 
This approach is applicable to al l fau lt models concern-
ing the combinational function of a single node or of mul-
tiple nodes. If the design is irredllndant, a complete fault 
coverage is obtained. Faults affecting the topology of the 
S graph are not guaranteed to be detected. Bridges might 
connect various cones, but they are hard to detect in purely 
combinat ional circuits, too [41. 
Ill . D EV ICES S UPI'ORTINO THE PSI'.UOOEX HAUSTIV E T,,, 
A pseudoexhaustive test is feasi\:ole if (he corresponding 
S graph is acyclic and if each cone of the combinational 
representation lias only a limited number of inputs. The 
first condition can be satisfied by in tegnning some Hip-
flops or latches into a partial scan path, P, extending the 
well-known L SSD rules [91. This results in the circuit 
structure of Fig. 7. In order to keep the hardward over-
head smal1 , the size of P should be minimal. 
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In order to ful fill the second requirement, certain nodes 
with in the sequential network have to be cut such that they 
are direc tly accessible. In th is way new pseudoprimary 
inputs . Vj, and outputs, V D are introduced to replace a cut 
node" (Fig. 8). 
Ifnode v corresponds to a latch in the original network, 
it is CUI by its integration into the part ia l scan path. Fo r 
the general case mult iplexer parti tion was originally pro-
posed 1201, but this has serious drawbacks with regard to 
area. speed, test control , and fault coverage [13}. These 
disadvantages are avoided by the use of segmentation cells 
(Fig. 9). 
In [61 unmodified latches have been prolX'sed fo r 
segmentation purposes. But this alters the clocking 
scheme, and the speed of the elllire circuit is slowed down. 
For this reason, we use the more sophisticated cell shown 
in Fig. 10. In system mode S = I is assertcd so tbat D 
and Q are directly connected. For S = 0 the cell works 
like the usual LSS D L1 (L2*) latch with data input D, 
clock eLK, shift input SDI , and shift clock A(B). 
T' 
D--=::-t--4 
0" , 
Fig. 10. S<gmc:ntolion cell. 
acyclic 
sequential 
network 
Fig. t I . Inl.g .... ting segme nlOlion and 5Cin design . 
These cells are added to the part ial scan path, but they 
do not affect the system operation of the circuit (Fig. II ). 
In the next section, we discuss how to place the directly 
accessible latches and segmentation cells. 
IV. D IOSIGN A LGORITHMS 
The followi ng modi fications of a design are required to 
realize a pseudoexhaustivc test strategy: 
a) A small number of latches must be integrated into a 
partial scan path in order to obta in an acyclic S graph. 
b) A minimal number of lines within the original circu it 
must be cut in order to obtain small se ts of inputs of 
the cones wi thin the combinational representation. 
Since the integration of an existing la tch into the scan 
path requires less hardware overhead than adding a 
new segmentation cell, cutting nodes correslX'nding 
to latches is given preference. 
Now we wanl to describe these tasks in graph- theory 
terms. 
Definition 6: lei" E V. The CUi of G : = (V, E) in v 
is the graph G f .. ,:= (Vf •. " £1"' )' where VI .. !:= {v;, vo} 
U V\ {v}, Vi, "D ~ V, £{ .. ,:= {(x, y) I x = Vj A (v, y) E 
£) v (y = vIl A (x , v)EE) } U £ \ ((x,y) Ix = vvy = 
"I· 
One easi ly verifies that for v, WE V the cuts are indepen-
dent o f thei r order, Grvj[w) = Grw, (v) , Thus we have the 
following definition. 
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Defini/ion 7: Let W : =- {WI" •• , 111m} C V. The CUI 
of G "" ( V. E) along W is the graph C w := (Vw, Ew) : = 
d{"D l·D · { ~D. l· 
The subproblem of generating acyclic S graphs can now 
be stated as follows: 
Problem FBN (Feedback Node): Let G = (V. E) be an 
S graph. Find a set W C V of minimal cardinality such 
that Cw '" (VW, Ew) is acyclic. 
FBN is known to be NP-complete [17j, and heuristics 
are used in order to obtain good, suboptimal solutions. 
Let ZG be the set of all elementary cycles of G, For each 
cycle Z E ZG, we define n(z) := {v e V I v E z} , the set 
of all nodes of z. Now the scan selection problem is di-
vided into two subproblems: 
i) For the S graph C = (V, f). create the set of all 
elementary cycles ZG, i.e., all cycles where each 
node only appears once. 
ii) Set H : = rZ~hl n(z). Find a set W C H of minimal 
cardinality such that v, E ZGW n n(z) *" 0 . 
These are standard problems of gmph theory, and there 
are well-known solutions. The implemented algorithms 
are based on methods described in [8J and \161. with ad-
ditional heuristics used, Alternatively we select a bounded 
set Zi:; of elementary cycles, solve the hitting set subprob· 
lem ii), and select another bounded 2(;. A detailed de· 
scription of the implemented algorithm is found in [18J 
and [27J. 
The solution of modification b), mentioned at the be-
ginning of this section, is more complicated, First we eJl-
plain how to segment purely combinational circuits, and 
then we extend this approach to geneml combinational 
representations. 
Dcjinilion 8: Let a = (P, E) be a combinational rep· 
resentation, and let v E V. The natural number d(v) : = 
I I n p(v) I is called the dependence level of I I. 
Now we can state the segmentation problem of com-
binational circui ts eJlactly: 
Problem OCS (Op/imal Circuit Segmentation): Let G 
: = (V, E) be a circuit graph of a combinational circuit, 
and I € IN. Is there a set W C V of size k s \ V 1 such 
that all vertices v E V w in Gw : = (V w, fw) have a depen· 
dence level of at most l, i.e., d(v) s lin Gw? 
For any cut along W, d(v) :5 I in Cw can be checked 
in nearly linear time. Generating and checking all 211'\ 
cuts would take cxponemial eft'ort. Unfortunately, we 
cannot expect an algorithm of a better worst-case com· 
plexity, since OCS is NP-complete for I > 2. A compleJl 
proof o f th is theorem is found in 161 , with a shorter treat· 
ment in [12J and [29J. 
As OCS is NP·complete, we refrain from looking for 
minimal solutions. but present some efficient heuristics. 
Dealing with general combinational representations is 
even more complex, since one physical cut of the circuit 
corresponds to multiple cuts in various time frames. 
Definition 9: Let G :0 (V, f) be an acyclic circuit 
graph, with a :0 (V, E) its combinational representation 
and v E V. The reie1'llnt time steps of v are in the set rev) 
::0 {d I (v, d) E V}. Thc equimlem node set of v is Q(v) 
:'" {(1II, d)EV I w:o v} C V. 
For a subset w e V we use the abbreviation Q(W) ::0 
U .... wQ(III). Now we can fonnulate the general segmen-
tat ion problem: 
Problem OCRS: Let C:= (V, f) be an acyclic graph, 
let a = (V, E) be its combinational representation , and 
let l e IN. Is there a set W C V of sizc k s lVI, such that 
all vertices v E VQ(W ) in GQ(W) = (V0.W)' EQ(w» have a 
dependence level of at mostl, i.e., d(v) s I in GQ(W)? 
We use some heuristics for an approximate solution of 
OCRS. applying well·known methods, since OCRS is an 
instance of a general combinatorial optimization problem: 
CO (Combinational Optimization): lei 5' be a set of 
states, :J. C 5' be a sct of admissible states . and let k: 5' 
.... IR be a cost function. Find an admissible state Z E rf+ 
with minimal costs k(Z) = min {k(X) I X E :J.}. 
For OCRS the set of states is 5' : = <P(V), since every 
Z C V determines a set of cuts with resulting graph aQlZ ) 
= (VQ(ll.' EQ(Z). The adm!!.sible states a re :J. : = {Z E 5' 
I "Iv E VQ(Z ) (d(lI) S I in GQ(Z)}. 
The cost function k: :J -> fR, k(Z) : = I Z I corresponds 
to the necessary number of segmentation cells. 
We define a heuristical function h: 5' .... IR to evaluate 
states: 
h(Z) : = E In(d(!!», 
",.1" 
where V': = {V EVQ(Z) I d(v) > lin GQ(Z)}' 
This function is an estimation of the number of vertices 
which have to be cut in the combinational represemat ion. 
We assume an enumeration (VI, .• , , v~ F of V with VJ 
Epd(Vj )'" i <j. 
Definitioll 10: Let a = (V, E) be a combinational rep-
resentation , and let v E V. The cOile cev) of v is the 
subgmph cev):= (p(v) u {v}, (p(v) u {V})2 n E). 
Defilli/ion / I: Let a = (V, E) be a combinational rep· 
resentation, and I E IN. The first violat ion fV € Ii is the 
nodefv = V b where i:= min {j I d(v) > I}. 
This definition is illustrated by Fig. 12. 
We construct a search graph S = (5', e), where the 
nodes Z E 5 = <P( V) define CutS in the sequential net-
work, and an edge EZl D ~F E f, eJlists if and only if 
a) Iv E V\ Zl is the first violation in aW ,); 
b) ~ : = ZI U {v}, where Q(v) n p(fv) *" 0 and 
h(ZI U {v}) is minimal. 
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The search is started at Zo = 0. One branches from Z 
to a ZI e {t 1 (Z, t) e C}, preferably cUlling lines cor-
responding to latches or flip-flops in order to reduce the 
hardware overhead, until an admissible state Z is reached. 
The results of this process are presemed in Section VI. 
For the example circuit of Fig. 2 and I = 3, the algo-
rilhm requires two steps to delennine a solution for OCRS. 
This is illustrated in Fig. 13. which shows the combina-
tional representation of the circuit with an enumeration 
according 10 the signal flow . In the first step, node 14 is 
the first violation and the two equivalent nodes, 12 and 
13, are chosen to be cut . In the second step the first vio-
lation is node 22 and the algorithm decides to cut node 
20. Nodes 12 and 13 correspond to node 7 in the original 
circuit, and node 20 corresponds 10 14. As both 7 and 14 
are flip-flops, they simply have to be integrated into the 
p.artial scan path. 
Since node 17 has been cut before to guarantec an 
acycl ic S graph, there.are altogether thrce of five flip-flops 
in the partial sca n palh. Fig. 14 shows the resulting cir-
cuit. 
-.-.... f'I'aaI""'" 
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.. 
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Fil!. 14. Rc.uILin& circuil.fLt. Inlel"lion of. partial ",an palh and "I· 
menl.lion . 
v. PSEUI)QIlX H", USTrvE TI'.ST SF.QUEr-:CES 
A considerable arnoum of work has already been done 
in investigating the gcneT"dtion of pseudoexhaustive test 
sets for cornbinlltional circuits. Dependence matrices 115), 
linear sums [3}, cyclic codcs 123) , 126], and special poly-
nomials for linear feedback shift registers (5] have been 
proposed. They are all applicable to combinational rep-
resentations, and lillie elfon is needed to transfonn the 
resulting patterns into pseudoexhauslive test sequences. 
Each pattern p : - (hi e to, I} 1 i e I) of the combina-
tional representation corresponds to a pattern sequence. 
WerememberiC J X T,whereT:= {O,··· , r};hence 
the sequence is S(p) : "" «bj e to, I} 1 j e J 1\ t e T(j)} 
1 ten. 
It should be noted, that it is not for the entire set J x T 
that values are defined in S(p). This can be used for pat-
tern compaction. 
A further compaction is possible if some sequences have 
common parts; e.g. the last patterns of sequence S(Pl) arc 
identical to the first of S(P2)' These merged sequences can 
be generated with the help of linear codes by feedback 
shift registers, supporting a low-cost external test or a self-
test. A complete test chip for generating pseudoexhaus-
tive vectors and sequences externally is presented in [14] . 
The details are beyond the scope of this paper, which aims 
at establishing a linear bound on the length of the pseu-
docxhaustive teSt sequence. 
Let 0 C V be the set of primary and pseudoprimary 
outputs of the sequential network . Each output function 
of 0 E 0 is tested by al most i patterns in the combina-
tional representation. Hence the size of the pseudoex-
haustive test set is bounded by 101 . 21. Each pattern is 
mapped to a sequence of al most length r : = rank (G); 
hence the entire pseudocxhauslive test sequence is 
bounded by r . 101 . 2'. 
VI. EXAMPLES 
We discuss three examples: the operation unit of the 
signal processor (SP) proposed in (7], a multiplier pre-
sented in [10]. and a PROLOG coprocessor (PP) [II] (see 
Tablc I). 
The unmodified circuits are very hard 10 test. which is 
proven with the help of the program LASAR 119J. Fault 
" 
IEEE TRAKSACTIO."S ON COMPUTER·AIDED DESIGN. VOL . II . NO. l. JANUARY N99~ 
Cin:uit 
" MU 
" 
Inputl 
" 
" 
" 
TABLE [ 
C IRc u rr CHAR"CfUISTICS 
Outputs Oates 
" 26
73 
TABLE II 
1615 
'" 1428 
F AULT COVEIlAGE BV LASAR AfTER I n Of 
C O"PUTI S';; Tff.D~ 
MU 
Il.a 9 .S\(, 8.7$ 
T A BLE III 
NU.,BE2 ASD fDboCb~JrAdblc F LIP· F lOps I" A 
PAUIAL SeAS PATH 1 .. ORDU TO OBH /II AI> ACVCLiC 
S-GUPII 
" 
28 
(10.6 %> 
MU 
n 
(39.3") 
SP 
Flip-Hops 
'" 
'" I)' 
coverages obtained after 3600 seconds of computing time 
are listed in Table II. 
To obtain acyclic S graphs. we first selected a small 
number of flip-flops using the techllique described in 118] 
al1d [27] (see Table 1II). 
For these modified circuits, we generated the combi-
l1al iol1al represemation. The representatiolls were seg-
mented by the algorithms described, where the maximal 
number of il1puts to a cone varied from f "" 20 to f "" 12. 
The required test sizes are between a few million and a 
few thousal1d patterns. which is competitive with a usual 
determil1istic test. 
In Table IV below we distinguish between cuts of flip-
flops resulting in additiollal scan path elements and other 
cuts requiring more expensive segmel1lation cells. This 
table shows significant savillgs of sllicol1 area compared 
with the cOl1ventiol1al complete scan dcsign. The exact 
quantification depends on the layout of the LSSD and seg-
mentation cells used. A rough estimation shows savings 
of approximately 50 % for I", 20 and I '" 16. But evell 
for I = 12 , the hardware overhead is competitive with a 
conventional scan design , since the larger number of seg-
mentation cells is balanced by the shorter partial scan path. 
In all cases the advantages are obvious: 
• complete fault coverage with respect to the usual 
fault models; 
• no expensive test pattern gelleratiol1; 
• simple test applicatiol1. 
Also, with respect to the number of l1ecessary segmen-
tation cells, the partial scan design is ill most cases su-
perior to the complete scan path. This is because the in-
tegration of a complete scan path in general does not 
provide a pseudoexhaustively testable circuit. Additional 
segmentation cells arc necessary. Table V shows the 
TABLE IV 
NECESSARY f'UMHER OF pbdM~.DDTATflp CELlS ASO NUMBER OF FLII'-FLOPS 
IN TH E P ARTIAL SCAN PATII. 1.' - OROrR TO M AKE THE CIRCUITS 
~brllbueArpTlv£l y l1:STA""E 
" 
MU 
" 
1 - 20: 
Nil. se&menmion cells , 7 , 
No. additional ftip· ftop~ in 6 6 
" Ihe SCln palh 
No. uvcrall fl ip·flops in 
" 
78 ,I) 
Ih. S<an pa,n (peree"tage) E2~"F E4P~F (47\11j) 
1 - 16: 
No. scgmcmalioR cdls 6 , , 
No . oddilional nip·nops 
" 
I) 
" in the $Can ""Ill 
No. overall nip-flops in 
" " '" lhe SCan pa,1I (percenta ge) (29%) (46%) (S750) 
1 _ 12: 
No. segmenlalion cells 
" " " No_ additional eip· ftop~ in II
'" 
'31 
1M Kin path 
No. 0"01111 fl ip· Hops in 
" '" 
172 
Ihc SCan pa,1I (per<:cnlage) (3a) (S6%) (72%) 
TABLE V 
Nu.,BU Of NECES!;Jo.RY SEGMEtlTATlOS CELLS US!SG COMPLETE AND 
PAnlAl ScAN D ESIC S. R ESi>liCTIVElY 
" 
MU SP 
/- 20; 
Panial SCln pllh , 7 , 
Complete scan palh , , , 
1 _ t6: 
Pan;11 sca n palh 6 , , 
Complete scl n path 
" 
7 
" / .. 12: 
Panial SCan palh 
" " 
16 
Complete sca n palh 
"' " " 
number of segmentatiol1 cells required for an e fficiel1t 
pseudoexhllustive test based on a complete and on a par-
tial scan design. 
In most cases the additional number of segmentation 
cells increases if all flip-Rops are imegrJted imo a com-
plete scali path. 
VII . CONCLUS IONS 
The !lew concept of a pseudoexhaustive test of sequen-
tial circuits has beel1 il1troduced. Flip-flops and latches 
are inIegrated imo all incomplete scan path. such that each 
possible state of the circuit is reachable within a few steps. 
More flip-flops and new segmentation cells are added to 
the partial scan palh in order to make a pseudoexhaustive 
tesf feasible. Algorithms have been presented for placing 
these devices automatically. Moreover if has beel1 shown 
how to transform a pseudoexhaustive test set into a pseu-
doex.haustive test sequence of a similar size. 
The analyzed examples show that a convemional com-
plete scan path without additional testabi lity features re-
quires more hardware overhead than the presented test 
strategy. which retains all the known benefits of a pseu-
doexhaustive test. 
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<!'(M) 
G = (V, £) 
Vc 
V, 
I 
o 
pd(v) 
sd(v) 
p(v) 
L(w) 
rank (G) 
as '" ( Vs. £s) 
P: G"(V) -- G"(V) 
G = (ii, £) 
Gw - (VW. Ew) 
d(v) 
T(v) 
Q(v) 
Q(W) 
ApPENDIX 
Power set of the set M. 
circuit graph. 
Set of combinational veruces in 
v. 
Set of sequential vertices in V. 
Set of inputs. 
Set of outputs. 
Set of direct predecessors of a 
vertex v = V. 
Set of direct successors of a vcr· 
texv "' V. 
Sct of predecessors of a vertex v 
E V. 
Set of successors of a vertex v E 
V. 
Length of a path w. 
Rank of an acyclic graph G. 
S graph of the graph G = (V, E). 
Backtrace function, peW) : '" 
r~D. lfDpdEwF. 
Combinational representation of 
the graph G = (V, E). 
Cut of the graph G = (V, £) in v 
E V. 
Cut of the graph G = (V, E ) along 
We V. 
Dependence level of a vertex v E 
V, d(v) : '" II n p(v)1 
Set of re levant times steps of a 
vertex ve V. 
Equivalent node sel of a vertex v 
E V. 
U ... w Q(III). 
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